

said reset period includes first and second erase discharge periods performing erase discharges for cells wherein the erase discharge in said second erase discharge period is achieved by applying, to a first electrode, a first erase pulse whose application voltage continuously changes with time in a positive direction and applying, to a second electrode, a second erase pulse whose application voltage continuously changes with time in a negative direction.

*A1  
Cm*

2. (AS ONCE AMENDED HEREIN) A method according to claim 1, wherein:  
a full-surface write discharge and a full-surface erase discharge are performed during said reset period only in a specific subfield among the plural subfields in each frame;  
erase discharges to erase wall charges accumulated in cells are performed during said reset periods in the remaining subfields without performing said full-surface write discharges; and  
the erase discharges performed separately in said first and second erase discharge periods are executed in each subfield except for said specific subfield.

*Sub  
B1*

4. (AS ONCE AMENDED HEREIN) A method according to claim 3, wherein the pulse widths of said first and second erase pulses have time widths required to reach ultimate voltages of said first and second erase pulses.

*A2  
Cm*

5. (AS ONCE AMENDED HEREIN) A method according to claim 3, wherein said first and second erase pulses have waveforms whose change rates, per unit time of the application voltage change with time.

6. (AS ONCE AMENDED HEREIN) A method according to claim 3, wherein said first and second erase pulses have waveforms whose change rates, per unit time of the application voltage are constant.

7. (AS ONCE AMENDED HEREIN) A method according to claim 3, wherein a potential difference, between the respective ultimate voltages of said first and second erase pulses, is approximately the same as a discharge start voltage, between said first and second electrodes, and is smaller than said discharge start voltage.

*Sub B1*

9. (AS ONCE AMENDED HEREIN) A method according to claim 3, wherein the rise start timing of said first erase pulse is synchronized with, or delayed from, the fall start timing of said second erase pulse.

10. (AS ONCE AMENDED HEREIN) A plasma display driving apparatus driving a plasma display panel wherein, in each of plural subfields constituting one frame, each of said subfields includes a reset period performing an erase discharge to initialize a wall charge distribution in each cell, an address period generating a wall charge distribution in accordance with display data, and a sustain discharge period discharging each cell in accordance with the wall charge distribution generated in the cell during said address period, to emit light, said apparatus comprising:

a controller performing erase discharges for cells in first and second erase discharge periods in said reset period;

*A3  
Cont*

wherein said controller performs the erase discharge in said second erase discharge period by applying, to a first electrode, a first erase pulse whose application voltage continuously changes with time in a positive direction and applying, to a second electrode, a second erase pulse whose application voltage continuously changes with time in a negative direction.

11. (AS ONCE AMENDED HEREIN) An apparatus according to claim 10, wherein:  
 said controller performs a full-surface write discharge and a full-surface erase discharges during said reset period only in a specific subfield among the plural subfields in each frame, erase discharges to erase wall charges accumulated in cells during said reset periods in the remaining subfields without performing said full-surface write discharges, and executes the erase discharges, performed separately in said first and second erase discharge periods in each subfield except for said specific subfield.

*Sub B2*

13. (AS ONCE AMENDED HEREIN) An apparatus according to claim 12, wherein  
 said controller applies, as said first and second erase pulses, pulse-voltages having waveforms whose change rates, per unit time of the application voltage, change with time.

*A4  
Cont*

14. (AS ONCE AMENDED HEREIN) An apparatus according to claim 12, further comprising a voltage setting unit setting a potential-difference-between-the\_respective\_ultimate